Faculty Members

iwata-makoto-1.jpg

Professor
IWATA, Makoto

Ph.D, Osaka University, Japan, 1997

  • Gender: Male
  • Job titles:
    - Head, Research Center for Brain Communication
    - Head of Academic Research, Research Department
    - Provost
  • Affiliation:
    - School of Information
    - Information Systems Engineering Course, Department of Engineering, Graduate School of Enginering
    - Infomatics Course, Department of Engineering, Graduate School of Enginering
    - Research Center for Brain Communication, Research Institute

Areas of specialization Computer Architecture
Development Methodology of Information and Communication Systems
Laboratory/research office Advanced Computer Engineering Laboratory
The academic objective of our work on advanced information and communication systems is to investigate novel computer engineering approaches through empirical study of LSI chip fabrication. The data-oriented parallel computing technique and its self-timed pipeline implementation have been developed and applied in various embedded application systems in order to achieve higher performance, lower power consumption, and higher dependability for the coming Internet of Things (IoT) based big-data era. In the future our studies will be extended to research on brain-like computer organization.
Current reseach topics Low-Power Parallel Computers: Data-Driven multiprocessors Consumer Applications of VLSI Computers Interdisciplinary Study of Neuro Science and Computer Science
Educational background 1988: Master, Osaka University
1986: Bachelor, Osaka University
Professional background 2008-2008: Visiting Researcher, UC Irvine
2006-2010: Visiting Professor, Research Institute of Electrical Communication, Tohoku University
2002-2006: Visiting Associate Professor, Research Institute of Electrical Communication, Tohoku University
2002-: Professor, Kochi University of Technology
1997-2001: Associate Professor, Kochi University of Technology
1991-1997: Assistant Professor, Graduate School of Engineering, Osaka University
Licenses
Academic societies The Institutes of Electronics, Information, and Communication Engineers
Information Processing Society of Japan
Virtual Reality Society of Japan

You can see the continuation of the table with a side swipe.

Courses

* Courses provided in English are shown with (E) mark

Undergraduate school
  • Introduction to Information Systems
  • Algorithms and Data Structure
  • Computer Architectures
  • Guide to the School of Information
  • Seminars on the School of Information
  • Graduation Thesis
Graduate school
  • Embedded Computing System Design
  • Seminar on Infomatics I
  • Seminar on Infomatics II
  • Individual Work for Graduate

You can see the continuation of the table with a side swipe.

Research activities

Research papers
  1. Authors: UEDA Kazunori, IWATA Makoto, BABA Ken-ichi, SHIMOJO Shinji
    Title: Mass-User Satisfaction for NFV-Based Application Specific Network
    Journal: International Journal of Computer Science and Network Security, Vol. 16, No. 9, pp. 55-60
    Year: 2016
  2. Authors: Kazuhiro Komatsu, Shuji Sannomiya, Makoto Iwata, Hiroaki Terada, Suguru Kameda, Kazuo Tsubouchi
    Title: ”Interacting Self-Timed Pipelines and Elementary Coupling Control Modules”
    Journal:  IEICE Trans. Fundamentals, Vol. E92-A, No. 7
    Year: 2009
  3. Authors: Ruhui Zhang, Makoto Iwata
    Title: ”An Efficient Signature Matching Scheme for Mobile Security”
    Journal: IEICE Trans. on Communications, Vol. E91-B, No. 10, pp. 3251-3261
    Year: 2008
  4. Authors: Daichi Morikawa, Makoto Iwata, Hiroaki Terada
    Title: Super-Pipelined Implementation of IP Packet Classification
    Journal: Journal of Intelligent Automation and Soft Computing, Vol. 10, No. 2, pp. 175-184
    Year: 2004
  5. Authors: Makoto Iwata, Michihiro Ogura, Yuko Ohishi, Hideaki Hayashi, Hiroaki Terada
    Title: 100 Mpps Fully Self-Timed Priority Queue: FQ
    Journal: Proc. of International Solid State Circuits Conference, Vol. 8-1
    Year: 2004
  6. Authors: Hiroaki Terada, Souichi Miyata, Makoto Iwata
    Title: DDMP's: Self-Timed Super-Pipelined Data-Driven Processors
    Journal: Proceedings of the IEEE, Vol. 87, No. 2, pp. 282-296
    Year: 1999
Awards
  1. Achievement Award, The 2017 World Congress in Computer Science Computer Engineering & Applied Computing (CSCE'17), The 2017 World Congress in Computer Science Computer Engineering & Applied Computing (CSCE'17), 2017
  2. IEICE Communications Society Excellent Paper Award, Communications Society, IEICE, 2014

You can see the continuation of the table with a side swipe.

Social activities

You can see the continuation of the table with a side swipe.